



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/699,909	11/03/2003	Jason Harold Culler	200310794-1	5350
22879	7590	03/22/2006	EXAMINER	
HEWLETT PACKARD COMPANY P O BOX 272400, 3404 E. HARMONY ROAD INTELLECTUAL PROPERTY ADMINISTRATION FORT COLLINS, CO 80527-2400			RAHMAN, FAHMIDA	
			ART UNIT	PAPER NUMBER
			2116	

DATE MAILED: 03/22/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>	
	10/699,909	CULLER, JASON HAROLD	
	<b>Examiner</b>	<b>Art Unit</b>	
	Fahmida Rahman	2116	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) ☒ Responsive to communication(s) filed on 03 November 2003.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) ☒ Claim(s) 1-37 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-37 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 03 November 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)                        | 4) <input type="checkbox"/> Interview Summary (PTO-413)                     |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)               | Paper No(s)/Mail Date. _____  |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| Paper No(s)/Mail Date <u>11/3/2003</u> .   | 6) <input type="checkbox"/> Other: _____                                    |

### DETAILED ACTION

1. Claims 1-37 are pending.

#### Information Disclosure Statement

The information disclosure statement (IDS) submitted on 11/03/2003 is in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statement is being considered by the examiner.

#### Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

2. Claims 1-4, 11, 12, 15-18, 24-32, 34-35 are rejected under 35 U.S.C. 102(e) as being anticipated by Sander (US Patent Application No 2002/0168043).

For claim 1, Sander teaches the following limitations:

**A system comprising:**

**a sample network (Fig 4 and Fig 5) that provides plural indications of signal state associated with different time instances of an input signal (lines 7-9 of [0023] of**

page 2 mention that 401 produces a derived clock signal 403 having a period eight times that of the unknown clock signal  $F_x$ . Thus, the waveform shown for 403 in Fig 4 provides plural indications of signal state of input signal  $F_x$ ); and

**a detector that provides an indication of a frequency for the input signal based on the plural indications of signal state** (lines 5-14 of [0029] of page 2 mention that Sum value is a measure of the number of transitions of the set of delayed clock signals occurring within a given period of known clock signal. [0030] of page 2 mentions that sum would be series of 0's and 1's when  $F_x < F_s$ . Thus, the detector produces "Sum" signal, which provides indication of frequency for the input signal based on the plural indications of signal state).

For claims 2 and 11, 405es are the plurality of storage elements arranged to provide output samples of Sum.

For claim 3, Q3-Q6 of Fig 5 are delay elements to provide respective delayed signals of input signal (lines 1-5 of [0029] and lines 1-5 of [0032] of page 2). The respective delayed input signals from Q3-Q6 activate the storage Q7, Q11, Q15, Q19 to provide the signal states of  $F_x$  to sample  $F_x$  at different time intervals.

For claim 4, delayed signals activate the storage Q7, Q11, Q15, Q19 as shown in Fig 5. The output delayed signals from Q3-Q6 are inputted to storage Q7, Q11, Q15 and Q19 for activating these storage elements.

For claim 12, Fig 5 shows the comparison of Sum with Alias. Alias value is an indication of the expected frequency range of the unknown clock signal (abstract). Lines 8-11 of [0034] of page 2 mention that the number stream may be formed accordingly. Thus, the number stream follows the comparison of alias with sum. Therefore, a controller must be present to implement the adjustment of input clock signal based on comparison of sum with alias.

For claim 15, Q7, Q11, Q15 and Q19 of Fig 5 are the plurality of storage elements being activated to latch different time instances of an input signal Fx to provide corresponding output samples (output from Q10, Q14, Q18 and Q22) sufficient for determining frequency characteristics of the input signal ("Sum" provides indication of frequency. Note [0029]; [0030]).

For claim 16, Sum block and Decision logic block of Fig 5 can be treated as a detector, since they provide indication of frequency.

For claim 17, Q3-Q6 of Fig 5 are delay elements to provide respective delayed signals of input signal (lines 1-5 of [0029] and lines 1-5 of [0032] of page 2). The respective delayed input signals from Q3-Q6 activate the storage Q7, Q11, Q15, Q19 to provide the signal states of Fx to sample Fx at different time intervals.

Art Unit: 2116

For claim 18, input signal Fx is delayed by Q3-Q6 to provide delayed signals for activating the substantial number of storage elements.

For claim 24, Q7, Q11, Q15 and Q19 are the plurality of storage elements that are activated to latch output samples to the detector "Sum" box to provide the output samples (output of Q10, Q14, Q18, Q22) that represent different time instances of signal state for the input signal.

For claim 25, Sander teaches the following limitations:

**A frequency detection system comprising:**

**means for providing plural indications of signal state associated with different time instances of an input signal** (lines 7-9 of [0023] of page 2 mention that 401 produces a derived clock signal 403 having a period eight times that of the unknown clock signal Fx. Thus, the waveform shown for 403 in Fig 4 provides plural indications of signal state of input signal Fx) **having an unknown frequency** (the frequency of Fx is unknown); **and**

**means for determining an indication of a frequency for the input signal based on the plural indications of signal state** (lines 5-14 of [0029] of page 2 mention that Sum value is a measure of the number of transitions of the set of delayed clock signals occurring within a given period of known clock signal. [0030] of page 2 mentions that sum would be series of 0's and 1's when  $F_x < F_s$ . Thus, the detector produces "Sum"

Art Unit: 2116

signal, which provides indication of frequency for the input signal based on the plural indications of signal state).

For claims 26 and 27, Q3-Q6 delays the input signal Fx, which is a clock signal.

For claim 28, Q7, Q11, Q15 and Q19 are storing signal states.

For claim 29, Fig 5 shows the comparison of Sum with Alias. Alias value is an indication of the expected frequency range of the unknown clock signal (abstract). Lines 8-11 of [0034] of page 2 mention that the number stream may be formed accordingly. Thus, the number stream follows the comparison of alias with sum. Therefore, a controller must be present to implement the adjustment of input clock signal based on comparison of sum with alias.

For claim 30, Sander teaches the following limitations:

**A method comprising:**

**sampling a signal (Fx) at predetermined spaced apart time intervals** (Fx is sampled by known signal Fs. Thus, Fx is sampled at pre-determined spaced apart time intervals) **to provide a plurality of output samples** (output samples are the output of Q10, Q14, Q18 and Q22) **indicative of signal state for different time instances of the signal** (These output samples are indicative of signal state for different time instances, since Q3-Q6 provides the delayed signal of Fx); **and**

**determining an indication of frequency for the signal based on the plurality of output samples** (lines 5-14 of [0029] of page 2 mention that Sum value is a measure of the number of transitions of the set of delayed clock signals occurring within a given period of known clock signal. [0030] of page 2 mentions that sum would be series of 0's and 1's when  $F_x < F_s$ . Thus, the detector produces "Sum" signal, which provides indication of frequency for the input signal based on the plural indications of signal state).

For claim 31, the storage elements Q7-Q19 of Fig 5 are activated by  $F_s$  and delayed  $F_x$ .

For claim 32,  $F_s$  is a clock signal that activates the storage elements.

For claim 34, Q3-Q6 are the delay elements that delay the propagation of the signal through the plurality of storage elements to establish the spaced apart time intervals.

For claim 35,  $F_s/F_x$  both are the clock signal that controls the activation of storage elements.

### **Claim Rejections - 35 USC § 103**

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the



Art Unit: 2116

invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 5, 6, 14, 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sander (US patent Application publication 2002/0168043).

For claim 5 and 20, clock signal activates the storage elements in Fig 5. However, Sander does not teach that the oscillator generates the clock signal.

Examiner takes an official notice that the oscillator generating clock signal is well known in the art. An ordinary skill in the art would have been motivated to have an oscillator providing the clock signal, since oscillator provides an on-chip generation of clock signal.

For claim 6,  $F_s$  can be higher or lower than the frequency of input signal.

For claim 14, Sander does not teach that the system is within an integrated circuit chip.

Examiner takes an official notice that the system implemented within the IC chip is well known in the art. An ordinary skill in the art would have been motivated to implement the system within the IC chip for many reasons, such as, to make commercially available to the customers.

Art Unit: 2116

4. Claims 7-10, 19, 21- 23, 33 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sander (US patent Application publication 2002/0168043), in view of Lee et al (US Patent 6326826).

For claim 7 and 21, Sander does not teach that the delay elements provides the clock edges for activating the storage elements.

Lee et al teach a system where delay elements (18') provide respective clock edges (CK[1:7] in Fig 2) for activating the storage elements (22'), each of the clock edges corresponding to a different delayed version of the clock signal (11).

It would have been obvious for one ordinary skill in the art at the time the invention was made to combine the teachings of Sander and Lee et al. One ordinary skill in the art would have been motivated to incorporate the teachings of Lee et al into the system of Sander, since such arrangement of delay locked loop can operate over a wide frequency range and provide protection against false locking (lines 56-59 of column 1).

For claim 8 and 22, the delay elements in 11 of Lee et al are connected in series.

For claim 9, output of preceding storage 22' of Lee et al is coupled to an input of next storage.

Art Unit: 2116

For claim 10 and 23, Fig 5 of Sander shows that the input signal Fx is provided to input of storage elements Q7, Q11, Q15, Q19 such that the storage elements provide output samples Sum based on activation by the clock edge Fs.

For claim 19, output of preceding storage 22' of Lee et al is coupled to an input of next storage.

For claim 33, Fig 1 of Lee et al shows the delaying of a clock signal to provide the clock edges.

It would have been obvious for one ordinary skill in the art at the time the invention was made to combine the teachings of Sander and Lee et al. One ordinary skill in the art would have been motivated to delay the clock signal to provide clock edges as shown in Lee et al, since the approach is popular in DLL based clock control. Such arrangement could be beneficial to the system of Sander to avoid the stability problem (lines 45-47 of column 1 in Lee et al).

5. Claim 13, 36 and 37 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sander (US patent Application publication 2002/0168043), in view of Elbe et al (US Patent Application Publication 2004/0139363).

Art Unit: 2116

For claim 13, 36, Sander does not teach that the oscillator generates the input signal as a clock signal having a frequency based on a controller output signal.

Elbe et al teach a system comprising an oscillator that generates the input signal as a clock signal having a frequency based on a controller output signal (170 is controlling 100a and 100b to produce f1 and f2).

It would have been obvious for one ordinary skill in the art at the time the invention was made to combine the teachings of Sander and Elbe et al. One ordinary skill in the art would have been motivated to have a controllable oscillator controlled by a controller output to produce a variable frequency, since that would ensure the peripheral units to have a controllable frequency that can be increased on demand.

For claim 37, oscillator of Elbe et al can change the frequency.

### **Conclusion**

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Fahmida Rahman whose telephone number is 571-272-8159. The examiner can normally be reached on Monday through Friday 8:30 - 5:30.


Art Unit: 2116

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lynne Browne can be reached on 571-272-3670. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Fahmida Rahman  
Examiner  
Art Unit 2116

\*\*\*



**THUAN N. DU**  
**PRIMARY EXAMINER**